

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: **Akihiko OTOGURO, et al.**

Serial No.: **Not Yet Assigned**

Filed: **March 7, 2002**

For: **MULTI-LAYERED RESIST STRUCTURE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE**

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents  
Washington, D.C. 20231

March 7, 2002


Sir:

In compliance with 37 CFR 1.56, Applicants call to the attention of the Patent and Trademark Office the references listed on the attached PTO-1449.

Copies of each of the references are enclosed herewith.

In the event there are any fees due in connection with the filing of this paper, please charge Deposit Account No. 01-2340.

Respectfully submitted,  
ARMSTRONG, WESTERMAN & HATTORI, LLP



Donald W. Hanson  
Reg. No. 27,133

Atty. Docket No.: **020201**  
Suite 1000, 1725 K Street, N.W.  
Washington, D.C. 20006  
Tel: (202) 659-2930  
Fax: (202) 887-0357  
DWH/II  
Enclosures: References (6)

